ABSTRACT
INTRODUCTION
Analog-to-digital converter (ADC) has become essential structure for most of the electronics and communication systems. Comparator constitutes the main component in analog to digital conversion (ADC). It is basically the first stage in ADC, which converts the signal from analog to digital domain. The Flash ADC is the fastest ADC among all types of available ADC architectures. An N-Bit Flash ADC employs the 2 N -1 comparators for data conversion. However, these comparators consume large power as they work simultaneously in parallel fashion. The Flash ADC also requires resistor ladder circuit or capacitor array circuit for reference voltage generation [2] , which again makes the converter more power hungry & therefore Flash ADC consumes highest power among all types of ADCs. For low power data conversion circuits, the power dissipation has become one of the most important limitations. In reality, power efficiency has been considered as an essential design criterion in many battery employed applications such as wireless sensor node, pacemakers and other implanted RFID chips as biomedical imaging devices in the human body [4] . The objective in such cases is minimum power consumption for maximum battery life time. The designed 6-Bit Flash ADC in this paper meets the requirement for such low power applications.
RELATED RESEARCH WORK
In order to minimize the power consumption and improve the performance matrices of ADC, the researches basically focus on the optimization of the comparator circuit. In this section, the research work under discussion contains only Flash ADC design using threshold voltage scaling of the comparator. In [5] , a static inverter circuit has been explored as programmable logical buffer circuit and it has been suggested that the logic threshold voltage of CMOS inverter can be programmed to different specific logical voltages. These variable logical voltages can be evaluated mathematically. In [7] , the thorough theoretical background of static CMOS inverter is elaborated. Using the aforementioned concept, a CMOS inverter has been realized as a threshold inverter quantization (TIQ) comparator [6] . The design of proposed TIQ comparator is a simpler as compared to traditional analog differential comparator. The basic thought is to simply apply the digital inverter as an analog voltage comparator. This also eliminates the resistive reference voltage circuit in Flash ADC. Thereby, static power consumption by resistive ladder circuit is removed. Inspired by the threshold voltage scaling, a reduced kickback comparator has been reported in literature [9] . Basically, it is a differential type of comparator, which can be designed with inbuilt threshold voltages. The design presented in [10] explored the TIQ comparator for 6-bit Flash ADC. It was basically implemented for system on chip (SOC) applications. The designed ADC was simpler and faster than other Flash ADCs. In this paper, the same research has been extended with the modified version of the comparator. The simulation results are better than the earlier reported works and the design 6-bit Flash ADC excels in terms of speed and power consumption.
COMPARATOR
The function of a comparator is to generate an output voltage, which is high or low depending on whether the amplitude of the input is greater or lesser than a reference signal. It produces a binary output whose value is based on a comparison of two analog inputs. Typical comparators have differential type of architecture, and they can be further divided into open-loop and dynamic comparators. The open-loop comparators are fundamentally operational amplifier [4] . Dynamic comparators use positive feedback similar to flip-flops to accomplish the comparison of the magnitude between input and the external reference signal. However these differential types of comparator are intrinsically complex in design and consume high amount of power. On the other hand, single ended comparator architecture may be deployed as an analog comparator instead of using a whole analog block of comparator. The threshold inverter quantization (TIQ) comparators have been used to design the Flash ADC. The TIQ inverter based comparator consists of two cascaded inverters as shown in figure 1. The inverter requires lesser number of transistors as compared to traditional comparator. In fact, a traditional comparator requires two input signal, while inverter based comparator requires only one input signal. The logic reference or switching voltage is generated by the inverter itself [5] . Graphically, the switching voltage can be identified at the intersection of the input voltage (Vin) and the output voltage (Vout) signal. At this point, both the transistor PMOS and NMOS are in the saturation region. By equating the drain current of devices, the switching threshold voltage can be determined. The mathematical formula for these switching voltages is given by the following equation [7] .
Wherein, k denotes the mobility ratio of hole and electron, w ୮ & w ୬ are the channel width of
are the threshold voltages of the devices Mn1 and Mp1 respectively. Further the equation can be simplified in terms of the channel width ratio of Mp1 and Mn1.
Where, w ୰ is the ratio of channel width of devices Mp1 and Mn1. While driving the equation of switching voltage, it has been assumed that both transistors PMOS & NMOS have the same channel length. The logic threshold voltage of a CMOS inverter is determined by the channel width ratio W ୰ of the PMOS and NMOS transistors. However at 65nm standard CMOS process, the switching voltage is not governed by the equation (2), it is due to the fact that short channel devices do not follow the square law relation and in such case, the switching voltage is controlled by effective resistance of the devices [8] , it is therefore given by following equation.
Where r ୫୬ଵ and r ୫୮ଵ are the effective switching resistances of NMOS (Mn1) and PMOS (Mp1) transistors of the first stage inverter at channel length (L) =65nm, respectively. The resistance r ୫୬ଵ and r ୫୮ଵ are the function aspect ratio (W/L) of the devices, thus the switching voltages can be programmed to specific values by varying the aspect ratio.
VARIABLE SWITCHING VOLTAGE COMPARATOR
The proposed variable switching voltage (VSV) comparator is shown in figure 2 . The proposed comparator comprises eight numbers of transistors. However the number of transistor has been doubled as compared to traditional TIQ comparator. In spite of this, the proposed comparator consumes lesser power than the TIQ comparator. It is due to the fact that, the addition of M1 and M2 provides negative feedback in the comparator. 
This can be further simplified in terms of the aspect ratio ‫ܣ(‬ ) and process transconductance (݇ ᇱ ) of NMOS device.
݃ = ඥ2‫ܣ‬ ݇ ᇱ I ୈ ሺ5ሻ
Similarly for the PMOS device, the transconductance (݃ ) may be given as.
The switching voltage of first stage of the proposed comparator can be evaluated in the same manner as in equation 3. Using the proposed comparator, a low-power 6-bit Flash ADC is designed and simulated. A comparative analysis is also presented to justify the power reduction in the proposed comparator. In the conventional Flash ADC, all the comparators are identical and reference voltages are generated by resistor ladder circuit. On the other hand, In the VSV comparator based Flash ADC, the desired internal reference voltage is generated by comparator itself just like TIQ comparator based Flash ADC. Therefore 2 N -1 different sizes of comparators are needed for generation of 2 N -1 reference voltages and resistor ladder network is not required for the external reference voltage generation.
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RESULTS & DISCUSSION
The proposed comparator has been simulated at 65nm standard CMOS process with the supply voltage of 1.2V. The power is measured & compared for both TIQ comparator [6] and proposed VSV comparator. It has been observed that the peak power for proposed VSV comparator is 96.37µW & its average power is only 2.144µW. While reported TIQ comparator [6] consumes peak power of 380µW and its average power is 26.407 µW. There is almost 70% reduction in the peak power. This is highly desirable for low power application of data conversion circuits. The different parameters obtained for 6-bit Flash ADC are compared with earlier reported work in Table 2 . For transparent comparison, only Flash ADC architectures of 6-bit resolution have been selected. It can be observed from the above table that the proposed comparator based Flash ADC consume the lowest power at the speed of 1 GHz. The measured DNL and INL are also lesser than 1 LSB. This guarantees that, the designed 6-bit flash ADC is monotonic in nature.
CONCLUSION
A 6-bit Flash ADC has been designed by employing the proposed VSV comparator. The design has been carried out in digital 65nm standard CMOS technology. Further lower feature size and smaller supply voltage can be incorporated in the design. At 1 GHz speed, the Flash ADC dissipates peak power of 2.1mW and average power of only 244µW. The measured maximum differential and integral nonlinearities (DNL and INL) for a ramp input are found to be 0.3 LSB & 0.6 LSB respectively. The parameters DNL & INL are improved as compared to earlier reported works. The designed 6-bit Flash ADC exhibits significant improvement in terms of power and speed of previously reported Flash ADCs. This makes it highly suitable ADC for high speed and low power application.
